In Jung Won, “최적화된 스위칭 기법을 적용한 3-레벨 T-type 인버터의 직류단 전류 리플 저감 방법,” 아주대학교 공학석사 학위 논문, 2017. > Paper

본문 바로가기

Paper

Thesis In Jung Won, “최적화된 스위칭 기법을 적용한 3-레벨 T-type 인버터의 직류단 전류 리플 저감 방법,” 아주대학교 공학석사 학위 논문, 2017.

2017

본문

This paper presents an optimized switching strategy for DC-link capacitor current ripple reduction. The large electrolytic capacitors are

commonly used at the DC-link of power electronics applications to stabilize the DC-link voltage and supply power for the inverter. The

most important factor for designing the DC-link capacitor is allowable current ripple of the capacitor. The DC-link over-ripple causes a

high heat-loss, shortened lifespan, and low stability and reliability. Therefore, the large passive components are typically used to reduce

the current ripple. However, these passive components lead to a bulky size and slow dynamic response. This paper proposes a new

switching scheme to reduce the DC-link capacitor current ripple without any additional hardware or complex calculations. In addition,

the common mode voltage and leakage current are decreased by proposed switching method. The efficacy of the proposed method

is verified using simulations and experimental results with a three-level T-type inverter.

 

첨부파일

  • 78.pdf (1.8M) 4회 다운로드 | DATE : 2019-12-24 11:58:09
Total 120건 3 페이지
Paper 목록
번호 년도 논문명
90 2018 Thesis
89 2018 Thesis
88 2018 Thesis
87 2018 Thesis
86 2018 Thesis
85 2018 Thesis
84 2018 Thesis
83 2018 Thesis
82 2017 Thesis
81 2017 Thesis
80 2017 Thesis
79 2017 Thesis
열람중 2017 Thesis
77 2017 Thesis
76 2017 Thesis
게시물 검색

회원로그인

접속자집계

오늘
44
어제
590
최대
903
전체
249,843

그누보드5